JUN 3 0 2006 W

Typed or printed name

PTO/SB/21 (09-04) Approved for use through 07/31/2006, OMB 0651-0031

Approved for use through 07/31/2006. OMB 0651-003
I.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERC
a collection of information unless it displays a valid OMB control number

Under the Paperwork Reduction Act of 1995, no perso	Application Number	llection of information unless it displays a valid OMB control nul 09/118,359	/ /		
TRANSMITTAL	Filing Date	July 17, 1998			
FORM	First Named Inventor	J. Dennis Keller			
	Art Unit	2823			
(to be used for all correspondence after initial filing)	Examiner Name	Michelle Estrada	•		
Total Number of Pages in This Submission	Attorney Docket Number	MI22-587			

			EN	CLOSURES (Check	all that apply	)
<b>✓</b>	Fee Transmittal Fo	rm		Drawing(s)		After Allowance Communication to TC
	Fee Attache	ed		Licensing-related Papers		Appeal Communication to Board of Appeals and Interferences
	Amendment/Reply After Final Affidavits/de Extension of Time I Express Abandonm Information Disclos	eclaration(s) Request nent Request		Petition Petition to Convert to a Provisional Application Power of Attorney, Revoca Change of Correspondence Terminal Disclaimer Request for Refund CD, Number of CD(s) Landscape Table on	e Address	Appeal Communication to TC (Appeal Notice, Brief, Reply Brief)  Proprietary Information  Status Letter  Other Enclosure(s) (please Identify below):  PTO Return Receipt Postcard \$200.00 check Declaration of Robert C. Hyta Declaration of Susan M. Schwarz
	Certified Copy of P Document(s) Reply to Missing Pa Incomplete Applica Reply to Mi under 37 Cl	arts/ tion ssing Parts FR 1.52 or 1.53	Custor	mer No. 021567		DP AGENT
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT  Firm Name						
	Wells St	i. J <b>oh//////./</b> B.				
Signat	ure	III-				
Printed	name Robert C	C. Hyta				
Date	10/3	rolote.			Reg. No.	46,791
		CI	ERTIF	ICATE OF TRANSMIS	SION/MAI	LING
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:						
Signat	ure	Filed via Express	Mail, R	Receipt No. EV 850820932 U	S	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Date

JUN 3 0 2006 W

PTO/SB/17p (11-05) Approved for use through 07/31/2007. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

perwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PETITION FEE
Under 37 CFR 1.17(f), (g) & (h)
TRANSMITTAL

(Fees are subject to annual revision)

Send completed form to: Commissioner for Patents P.O. Box 1450, Alexandria, VA 22313-1450

· ·	
Application Number	09/118,359
Filing Date	July 17, 1998
First Named Inventor	J. Dennis Keller
Art Unit	2823
Examiner Name	Michelle Estrada
Attorney Docket Number	MI22-587

(g), or (	(h)). Payment of \$ 200.00 is enclosed	faxed or mailed to the Office using the appropriate Mail Stop
End  Che Pay  Petition For petitiv	ment by credit card (Form PTO-2038 or equivalent en Fees under 37 CFR 1.17(f): Fee \$400 Fee Co	illowing fees to Deposit Account No. 23-0925 : any deficiency of fees and credit of any overpayments g. is enclosed.  Inclosed). Do not provide credit card information on this form.
§ 1.53(e) - § 1.57(a) - § 1.182 - f § 1.183 - t § 1.378(e)	<ul> <li>for revocation of a power of attorney by fewer than all applicants</li> <li>to accord a filing date.</li> <li>to accord a filing date.</li> <li>for decision on a question not specifically provided for.</li> <li>to suspend the rules.</li> <li>for reconsideration of decision on petition refusing to accept delay</li> <li>to accord a filing date to an application under § 1.740 for extension</li> </ul>	red payment of maintenance fee in an expired patent. on of a patent term.
For petition § 1.12 - fo § 1.14 - fo § 1.49 - fo § 1.59 - fo § 1.136(b) § 1.295 - f § 1.296 - t § 1.550(c) § 1.956 - f § 5.12 - fo § 5.15 - fo	In Fees under 37 CFR 1.17(g): Fee \$200 Fee Constitution of the inventor. Fee Constitution of the inventor of t	tion filed on or after the date the notice of intent to publish issued. sintenance fee filed prior to expiration of a patent. sination proceedings.
For petition § 1.19(g) - § 1.84 - fo § 1.91 - fo § 1.102(d) § 1.138(c) § 1.313 - t	n Fees under 37 CFR 1.17(h): Fee \$130 Fee C in sfiled under: - to request documents in a form other than that provided in this part or accepting color drawings or photographs. In or entry of a model or exhibit.  - to make an application special to expressly abandon an application to avoid publication to withdraw an application from issue to defer issuance of a patent.	ode 1464
	Signature Robert C. Hyta	
	Typed or printed name	Registration No., if applicable

This collection of information is required by 37 CFR 1.17. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 5 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.** 

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

09/118,359
8927
July 17, 1998
J. Dennis Keller et al.
Micron Technology, Inc.
2823
Michelle Estrada
Ml22-587
021567
Methods of Forming Floating Gate Transistors

#### PETITION FOR FILING BY ASSIGNEE

To:

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

From:

Robert C. Hyta

Wells St. John P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828

Tel. 509-624-4276; Fax 509-838-3424

Applicant Micron Technology, Inc., hereby petitions the Commissioner to accept the filing of the above-identified U.S. Patent Application by Micron Technology, Inc., as the party to which the invention disclosed and claimed in said patent application rightfully belongs, and on behalf of and as agent for Inventors Roger R. Lee and J. Dennis Keller. This Petition and the following listed documents are presented in response to the U.S. Patent and Trademark Office's Notice of Allowability of April 24, 2006, and Objections to oath and declaration contained therein.

07/07/2006 RMEBRAHT United States Patent application Serial No. 09/118,359 was filed on July 17, 01 FC:1463 200.00 gp

1998 with an oath, declaration, and assignment (copies of which are attached). The Examiner objected to the declaration as improper when conveying the notice of allowance. Assignee has attempted to reach Messrs. Lee and Keller to obtain a properly executed oath and declaration to no avail. Assignee hereby petitions under 37 C.F.R. § 1.47(b) to allow Assignee Micron Technology, Inc. to make this application for patent on behalf of and as agent for all inventors to preserve the rights of Micron Technology, Inc.

Referring to the originally filed patent application, Messrs. Lee and Keller transferred all their right, title and interest to the above referenced pending application via a notarized assignment that was recorded in the office of the Assignment Division of the USPTO on July 17, 1998, at Reel/Frame 9341/0748. As evidenced by the accompanying Assignment, Messrs. Lee and Keller have sold, assigned, and transferred the entire right, title and interest in the above-identified application to Micron Technology, Inc., and authorized the Commissioner of Patents and Trademarks to issue such Letters Patent to Micron Technology, Inc., its successors or assigns. Accordingly, Micron Technology, Inc. is entitled to clear title to the subject matter of the application, to the above-identified patent application, and to any patent which issues on the patent application.

Messrs. Lee and Keller are no longer employed by Micron Technology, Inc., and all attempts to have Messrs. Lee and Keller execute a substitute Oath and Declaration have been unsuccessful.

The last known name and address of Mr. Roger R. Lee is as follows:

Roger R. Lee 13501 Crowley Road Rayville, MO 64084

The last known name and address of Mr. J. Dennis Keller is as follows:

J. Dennis Keller 1840 NW 10041 Avenue Pembrooke Pines, FL 33028 1(954) 436-6285

Federal Express and Certified Letters as specified below have been sent to both the above addresses enclosing substitute oaths and declarations, and requesting execution of same. The letters sent to Mr. Lee were accepted but no executed declaration has been received. The letters sent to Mr. Keller were returned with an indication that no such person resided at that address. (true copies of the declarations, Federal Express, and Certified Mail labels are submitted herewith). Both internet as well as telephone book searches (aided by directory assistance) have been performed to obtain alternate addresses and/or telephone numbers for Messrs. Lee and Keller. (see, e.g., Declarations of Robert C. Hyta and Susan M. Schwarz (Mr. Hyta's Assistant). Neither Mr. Lee nor Mr. Keller can be found after diligent effort.

The attached Declarations evidence the pertinent facts and the diligent attempts to obtain a substitute Oath or Declaration executed by Messrs. Lee and Keller. The Assignment establishes a chain of title demonstrating Micron Technology, Inc. has ownership in this matter.

As Micron Technology, Inc. has clear title to the above-identified application, and as all attempts to contact Messrs. Lee and Keller to re-execute the Oath and

S:\MI22\587\M20.doc

Declaration have been unsuccessful, Micron Technology, Inc. is believed to be entitled to make such application on behalf and as agent for the inventor pursuant to 37 C.F.R. §1.47(b).

The required fee pursuant to 37 C.F.R. §1.17(g) is enclosed.

The accompanying documents and payment satisfy the requirements of 37 C.F.R. §1.47(b) for filing when an inventor cannot be found or reached after diligent effort. Applicant therefore requests that the petition be granted. Further, the filing and granting of this petition, together with the enclosed payment, satisfies the Patent and Trademark Office's (PTO) requirement regarding the oath and declaration. Applicant therefore requests that the PTO provide formal notification that the objection to oath and declaration has been withdrawn.

The Examiner is requested to telephone the undersigned if the Examiner believes such would facilitate prosecution of the present application. The undersigned is available for telephone consultation at any time during normal business hours (Pacific Standard Time).

Respectfully submitted,

Dated: 6/30/00

By:

Robert C. Hyta

Reg. No. 46,791

- END OF DOCUMENT -

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

# APPLICATION FOR LETTERS PATENT

Methods Of Enhancing Data Retention Of A Floating Gate Transistor, Methods Of Forming Floating Gate Transistors, And Floating Gate Transistors

INVENTORS-

J. Dennis Keller Roger R. Lee

ATTORNEY'S DOCKET NO. MI22-587

#### TECHNICAL FIELD

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

This invention relates to floating gate transistors and methods of forming the same. This invention also relates to methods of enhancing data retention of floating gate transistors.

## BACKGROUND OF THE INVENTION

Floating gate transistors are utilized in some semiconductor One type of memory cell that uses a floating gate memory cells. transistor is a flash erasable and programmable read only memory A floating gate transistor typically includes a tunnel (EPROM). dielectric layer, a floating gate, an interlayer dielectric and a control gate or word line. Source/drain regions are formed operatively adjacent the floating gate and within semiconductive substrate material. floating gate transistor can be placed in a programmed state by storing charge on the floating gate of the floating gate transistor. a large voltage, e.g. 25 volts, between the control gate and the substrate allow some electrons to cross the interlayer dielectric and charge the floating gate. The "data retention" of a floating gate transistor refers to the ability of the transistor to retain its charge over a period of time. Charge can be lost, undesirably, through electron migration from the floating gate through various adjacent materials. One problem which has confronted the industry is electron migration through the interlayer dielectric material immediately above the floating gate. The thickness of the interlayer dielectric material has an impact

on the ability of a floating gate to retain its charge. Thinner regions of the interlayer dielectric material provide undesired migration paths for electrons to leave the programmed floating gate relative to other thicker regions of the interlayer dielectric material. Hence, non-uniformity in the thickness of the interlayer dielectric material is undesirable.

A contributing factor to a non-uniformly thick interlayer dielectric material is the presence of a large number of grain boundaries at the interlayer dielectric/floating gate interface. Conductive doping of the floating gate, as is desirable, undesirably increases the number of interface grain boundaries, which in turn, increases the chances of having a non-uniformly thick interlayer dielectric.

This invention grew out of concerns associated with improving the data retention characteristics of floating gate transistors.

## SUMMARY OF THE INVENTION

II

Floating gate transistors and methods of forming the same are described. In one implementation, a floating gate is formed over a substrate. The floating gate has an inner first portion and an outer second portion. Conductivity enhancing impurity is provided in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion. In another implementation, the floating gate is formed from a first layer of conductively doped semiconductive material and a second layer of substantially undoped semiconductive material. In another implementation, the floating gate

is formed from a first material having a first average grain size and a second material having a second average grain size which is larger than the first average grain size.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 5.

Fig. 7 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 6.

Fig. 8 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 7.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a fragmentary portion of a semiconductor wafer is shown generally at 10 and comprises a semiconductive substrate 12. As used in this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Referring to Fig. 2, a layer 14 is formed over substrate 12 and constitutes a tunnel oxide layer.

Referring to Fig 3, a layer 16 is formed over substrate 12. In a preferred implementation, layer 16 constitutes a polysilicon layer which is formed to a first thickness t<sub>1</sub>. Preferably, the polysilicon of layer 16 is undoped as formed and is subsequently doped, as through ion implantation, with conductivity enhancing impurity to a desired degree. According to one aspect, layer 16 is doped with a suitable impurity which is sufficient to define a sheet resistance of between 300 ohm/sq. and 400 ohm/sq. According to another aspect, first layer 16 is doped

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

with an impurity concentration which is greater than or equal to  $\times 10^{18} \text{cm}^{-3}$ . An exemplary concentration about 1 x 10<sup>18</sup>cm<sup>-3</sup> and 1 x-10<sup>20</sup>cm<sup>-3</sup>, or greater. A suitable and preferred dopant or impurity is phosphorous. When phosphorous is utilized, the preferred sheet resistance is between about 600 ohm/sq. and 700 ohm/sq.

Alternately considered, layer 16 constitutes a first material or silicon-containing volume which is formed over the substrate and doped with a suitable impurity concentration to define a first average grain size. Accordingly, such silicon-containing volume has a first average grain boundary area per unit volume. An exemplary grain size is between about 50-100 nm, or about 10-25 grain boundaries in an erase area of 0.2  $\mu m^2$  to 0.4  $\mu m^2$ .

Referring to Fig. 4, a second layer 18 is formed over the substrate 12 and first layer 16. Preferably, layer 18 is formed directly atop layer 16 and to a second thickness t<sub>2</sub>. Preferably, second layer 18 constitutes a material such as polysilicon or amorphous silicon which is substantially undoped relative to first layer 16. The term "substantially undoped" as used within this document will be understood to mean having an impurity concentration which is less than 1 x 10<sup>18</sup>cm<sup>-3</sup>. In accordance with one aspect of the invention, second layer 18 constitutes a second material which is formed over material of layer 16 to have a second average grain size which is larger than the first average grain size of layer 16. Accordingly, second layer 18 constitutes a second

silicon-containing volume having a second grain boundary area per unit volume which is less than the first grain boundary area per unit volume. An exemplary grain size is between about 100-200 nm, or greater than about 25 grain boundaries in an erase area of 0.2  $\mu m^2$  to 0.4  $\mu m^2$ .

In a preferred implementation, the material of layers 16, 18, taken together, constitute material from which a floating gate of a floating gate transistor will be formed. Layers 16, 18 define an aggregate or combined thickness  $(t_1 + t_2)$ . Accordingly to one aspect, the combined thickness of layers 16, 18 is less than or equal to about 1000 Angstroms. Such combined thickness can, however, range upward to around 1500 Angstroms or greater. The combined thickness can range downward as well. This is especially true as advances in scalability result in smaller floating gate dimensions. In one implementation, the first and second thicknesses are substantially the same. Accordingly, when the aggregate or combined thickness is around 1000 Angstroms, individual thicknesses  $t_1$  and  $t_2$  would be around 500 Angstroms. In another implementation, first and second thicknesses  $t_1$  and  $t_2$  can be different from one another. Accordingly, first thickness t<sub>1</sub> can constitute less than or equal to about 75% of the aggregate thickness. another implementation, first thickness  $t_1$  can constitute at least 25% of the aggregate or combined thickness of the floating gate. another implementation, layer 16 can comprise between about 25-75% of the floating gate thickness. Where the aggregate thickness is

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

23

about 1000 Angstroms, the first thickness would be between 250-750 Angstroms. First thickness  $t_1$  can be less than 550 Angstroms, or between 450 Angstroms and 550 Angstroms. In another implementation, the combined or aggregate thickness  $(t_1 + t_2)$  can equal around about 500 Angstroms, with thickness  $t_1$  being equal to around 25-50 Angstroms. Other relative thickness relationships are of course possible.

Referring still to Fig. 4, layers 16 and 18 are subjected to suitable floating gate definition steps. In a first step, floating gate material 16, 18 is etched into and out of the plane of the page upon which Fig. 4 appears. Such effectively defines so-called floating gate wings which overlie field oxide which is not specifically shown in the Fig. 4 construction. The first etch partially forms a plurality of floating gates having respective inner first portions (layer 16) disposed proximate the substrate, and respective outer second portions (layer 18) disposed over the first portions.

Referring to Fig. 5, substrate 12 is subjected to suitable oxidizing conditions which are effective to form a first oxide layer 20 over second layer 18. Layer 20 constitutes a bottom oxide layer which is formed to a thickness of between about 50 Angstroms to 100 Angstroms.

Referring to Fig. 6, a layer 22 is formed over substrate 12 and preferably constitutes a nitride layer which is formed over first oxide layer 20. Substrate 12 is subsequently subjected to oxidizing conditions which are sufficient to form a second oxide layer 24 over nitride layer 22. Taken together, layers 20, 22, and 24 constitute an ONO

dielectric layer which constitutes a third layer 26 of dielectric material which is formed over the second silicon-containing volume or second layer 18. Other dielectric layers are possible.

Referring to Fig. 7, a fourth layer 28 is formed over third layer 26 and comprises a conductive material. In a preferred implementation, layer 28 constitutes a third layer of polysilicon which is formed over second oxide layer 24 and will constitute a conductive line for the floating gate transistor to be formed.

Referring to Fig. 8, the various layers of Fig. 7 are etched to provide a plurality of floating gate transistors 30, 32, 34, and 36. Such defines the remaining opposing edges of the floating gates of such The floating gate transistors are also provided with transistors. respective source/drain regions which are disposed laterally proximate the floating gates. In the illustrated example. individual regions 38, 40 and a drain region 42 are shown. Additionally, an oxide layer 44 is disposed over individual floating gates 30, 32, 34, and 36. A plug 46 comprising conductive contact film material is disposed operatively adjacent drain region 42 and serves to electrically connect with such drain region. A barrier layer 48, metal layer 50 and a passivation layer 52 are shown.

The above-described floating gate construction provides an improved floating gate transistor which is less prone to lose its charge due to electron migration from the floating gate through the dielectric layer intermediate the floating gate and the overlying word line. Such

1

2

3

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

9

10

11

12

13

14

15

16

17

. 18

20

21

22

23

24

improvements increase the data retention characteristics of the floating gate. The improvements are made possible, in part, through a more uniformly thick bottom oxide layer (oxide layer 20) of the ONO dielectric layer discussed above. Such a uniformly thick layer provides less opportunities for electrons to migrate away from the floating gate.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into The invention is, therefore, claimed in any of its forms or within the proper scope of the appended claims modifications appropriately interpreted in accordance with the doctrine of equivalents.

#### CLAIMS:

1. A method for enhancing data retention of a floating gate transistor comprising:

forming a floating gate over a substrate, the floating gate having an inner first portion and an outer second portion; and

providing conductivity enhancing impurity in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion.

- 2. The method of claim 1, wherein the forming of the floating gate comprises forming the inner first portion and the outer second portion to comprise polysilicon.
- 3. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise at least 25 percent of the floating gate thickness.
- 4. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise between about 25 to 75 percent of the floating gate thickness.

24

1	
2	
3	
,	
•	
5	
5	
7	
,	
•	
,	
,	

5.	The	method	of	claim	1,	whe	rein	the	providing	g of
conductivity	enha	ncing im	purit	y in	the	inner	first	port	ion com	prises
doping the	inner	first poi	rtion	to a	dopa	int co	ncent	ration	greater	than
or equal to	1 x	$10^{18} \text{cm}^{-3}$ .		• :			•			

The method of claim 1, wherein the providing 6. conductivity enhancing impurity in the inner first portion comprises doping the inner first portion to a dopant concentration of greater than or equal to about 1 x 10<sup>18</sup>cm<sup>-3</sup>, with the outer second portion having a dopant concentration of less than  $1 \times 10^{18} \text{cm}^{-3}$ .

### The method of claim 1, wherein:

the forming of the floating gate comprises forming a first layer of polysilicon over the substrate, the first layer defining the inner first portion, and after the forming of the first layer forming a second layer of polysilicon, the second layer defining the outer second portion.

8. The method of claim 1, wherein:

the forming of the floating gate comprises forming a first layer of polysilicon over the substrate, the first layer defining the inner first portion, and after the forming of the first layer forming a second layer of polysilicon, the second layer defining the outer second portion; and

intermediate the forming of the first and second layers, providing the conductivity enhancing impurity in the inner first portion to a dopant concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .

9. A method of forming a floating gate transistor comprising:

forming a first layer of conductively doped semiconductive material

over a semiconductive substrate;

forming a second layer of substantially undoped semiconductive material over the first layer;

forming a third layer comprising dielectric material over the second layer;

forming a fourth layer comprising conductive material over the third layer; and

forming a floating gate transistor comprising the first, second, third, and fourth layers.

- 10. The method of claim 9, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy at least 25 percent of the floating gate thickness.
- 11. The method of claim 9, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy less than 75 percent of the floating gate thickness.
- 12. The method of claim 9, wherein the forming of the first layer comprises forming the first layer to have a dopant concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .
- 13. The method of claim 9, wherein the forming of the first layer comprises:

forming a layer of polysilicon over the substrate; and doping the polysilicon layer with phosphorous dopant material to a concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .

14. The method of claim 9, wherein:

the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy less than 75 percent of the floating gate thickness; and

the forming of the first layer comprises forming the first layer to have a dopant concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .

15. A method of forming a floating gate comprising:

forming a first material over a substrate, the first material having a first average grain size;

forming a second material over the first material, the second material having a second average grain size, the second average grain size being larger than the first average grain size; and

providing the first and second materials into a desired floating gate shape.

16. The method of claim 15, wherein the forming of the first material comprises forming conductively doped polysilicon to have a sheet resistance of between 300 ohm/sq. and 400 ohm/sq..

**3** 

17. The method of claim 15, wherein:

the forming of the first material comprises forming conductively doped polysilicon to have a sheet resistance of between 300 ohm/sq. and 400 ohm/sq.; and

the forming of the second material comprises forming polysilicon to have a sheet resistance greater than 400 ohm/sq..

- 18. The method of claim 15, wherein the forming of the first material comprises forming conductively doped polysilicon to have a dopant concentration greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .
- 19. The method of claim 15, wherein the forming of the second material comprises forming the second material directly atop the first material.
- 20. The method of claim 15, wherein the forming of the second material comprises forming the second material directly atop the first material, the first and second materials having a combined thickness of less than or equal to about 1000 Angstroms, the first material having an individual thickness of less than about 75 percent of the combined thickness.

M122-587.P02 A279707311525N

 21. A method of forming a floating gate transistor comprising:

forming a floating gate over a substrate, the floating gate comprising a first silicon-containing volume having a first grain boundary area per unit volume, and a second silicon-containing volume over the first silicon-containing volume having a second grain boundary area per unit volume, the second grain boundary area per unit volume being less than the first grain boundary area per unit volume;

forming a dielectric layer over the second silicon-containing volume; and

forming a conductive line over the dielectric layer to provide a floating gate transistor.

- 22. The method of claim 21, wherein the forming of the dielectric layer comprises forming an oxide layer atop the second siliconcontaining volume.
- 23. The method of claim 21, wherein the forming of the floating gate comprises:

forming a first layer of conductively doped polysilicon over the substrate, the first layer constituting the first silicon-containing volume and having a dopant concentration of greater than or equal to about 1 x 10<sup>18</sup>cm<sup>-3</sup> and a sheet resistance of between about 300 ohm/sq. and 400 ohm/sq..

2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
10	-
20	
21	
22	
23	100000000000000000000000000000000000000

24. The method of claim 21, wherein the forming of the floating gate comprises:

forming a first layer of conductively doped polysilicon over the substrate, the first layer constituting the first silicon-containing volume and having a dopant concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$  and a sheet resistance of between about 300 ohm/sq. and 400 ohm/sq.; and

after forming the first layer, forming a second layer of polysilicon over the first layer, the second layer constituting the second silicon-containing volume and having a dopant concentration less than about  $1 \times 10^{18} \text{cm}^{-3}$  and a sheet resistant greater than 400 ohm/sq..

25. A method of forming a floating gate transistor comprising:
forming a first layer of polysilicon over a substrate to a first
thickness;
doping the first layer to a degree sufficient to define a sheet
resistance of between 300 ohm/sq. and 400 ohm/sq.;
after the doping, forming a second layer of polysilicon over the
first layer of polysilicon to a second thickness;
oxidizing the substrate to form a first oxide layer over the second
layer of polysilicon;
forming a layer of nitride over the first oxide layer;
oxidizing the substrate to form a second oxide layer over the
layer of nitride;
forming a third layer of polysilicon over the second oxide layer;
and
etching at least some of the layers to provide a floating gate
transistor over the substrate.
26. The method of claim 25, wherein the first and second
thicknesses are substantially the same.
27. The method of claim 25, wherein the first and second

thicknesses are different.

- 28. The method of claim 25, wherein the first and second thicknesses comprise an aggregate thickness and the first thickness constitutes less than or equal to about 75 percent of the aggregate thickness.
- 29. The method of claim 25, wherein the first thickness is less than about 550 Angstroms.
- 30. The method of claim 25, wherein the first thickness is between 450 Angstroms and 550 Angstroms.
- 31. The method of claim 25, wherein the forming of the second layer of polysilicon comprises forming the layer to have a sheet resistance which is greater than the sheet resistance of the first layer of polysilicon.

a floating gate over the substrate having an inner first portion and an outer second portion, the inner first portion being disposed proximate the substrate and the outer second portion being disposed over the inner first portion, the inner first portion containing a concentration of conductivity enhancing impurity which is greater than a concentration of conductivity enhancing impurity contained by the outer second portion;

- a dielectric layer disposed over the outer second portion;
- a conductive line disposed over the dielectric layer; and source/drain regions laterally proximate the floating gate.
- 33. The floating gate transistor of claim 32, wherein the inner first portion contains an impurity concentration of greater than or equal to about  $1 \times 10^{18} \text{cm}^{-3}$ .
- 34. The floating gate transistor of claim 32, wherein the inner first portion contains an impurity concentration of greater than or equal to about 1 x  $10^{18}$ cm<sup>-3</sup>, and the outer second portion contains an impurity concentration of less than 1 x  $10^{18}$ cm<sup>-3</sup>.

- 35. The floating gate transistor of claim 32, wherein the floating gate has a thickness, and the inner first portion constitutes less than about 75 percent of the floating gate thickness.
- 36. The floating gate transistor of claim 32, wherein the floating gate has a thickness, and the inner first portion constitutes less than or equal to about 50 percent of the floating gate thickness.
  - 37. A floating gate transistor comprising:
  - a substrate;
- a floating gate over the substrate comprising a first material having a first average grain size and a second material disposed over the first material and having a second average grain size which is larger than the first average grain size;
  - a dielectric layer disposed over the second material;
  - a conductive line disposed over the dielectric layer; and source/drain regions laterally proximate the floating gate.
- 38. The floating gate transistor of claim 37, wherein the first material has a sheet resistance of less than about 400 ohm/sq..
- 39. The floating gate transistor of claim 37, wherein the first and second materials define an aggregate thickness and the first material occupies less than 75 percent of the aggregate thickness.

40. The floating gate transistor of claim 37, wherein the first and second material have individual respective thicknesses and the first material thickness is less than the second material thickness.

## ABSTRACT OF THE DISCLOSURE

Floating gate transistors and methods of forming the same are described. In one implementation, a floating gate is formed over a substrate. The floating gate has an inner first portion and an outer second portion. Conductivity enhancing impurity is provided in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion. In another implementation, the floating gate is formed from a first layer of conductively doped semiconductive material and a second layer of substantially undoped semiconductive material. In another implementation, the floating gate is formed from a first material having a first average grain size and a second material having a second average grain size which is larger than the first average grain size.

#### DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating Gate Transistors, and Floating Gate Transistors, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

#### PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful

false statement may jeopardize the validity of the application or any patent issued therefrom. 2 3 Full name of inventor: J. Dennis Keller/ 4 Inventor's Signature: 5 6 Residence: Boise, Idaho 7 Citizenship: U.S.A. 8 Post Office Address: 1863 S. Londoner Way Boise, ID 83706 Full name of inventor: Roger R. Lee Inventor's Signature: \_\_\_ Date: \_ 7-1-98 Residence: Boise, Idaho Citizenship: U.S.A. 3936 N. BURNS 7EAD Post Office Address: 335 Raindrop Boise, ID 83706

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23



OCTOBER 14, 1998

WELLS, ST. JOHN ET AL LANCE R. SADLER 601 W. FIRST AVENUE, SUITE 1300 SPOKANE, WASHINGTON 99201-3817

## UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

ASSISTANT SECRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231



## UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT DIVISION, BOX ASSIGNMENTS, CG-4, 1213 JEFFERSON DAVIS HWY, SUITE 320, WASHINGTON, D.C. 20231.

RECORDATION DATE: 07/17/1998

REEL/FRAME: 9341/0748

NUMBER OF PAGES: 5

BRIEF: ASSIGNMENT OF ASSIGNOR'S INTEREST (SEE DOCUMENT FOR DETAILS).

ASSIGNOR:

KELLER, J. DENNIS

DOC DATE: 07/01/1998

ASSIGNOR:

LEE, ROGER R.

DOC DATE: 07/01/1998

ASSIGNEE:

MICRON TECHNOLOGY, INC. 8000 SOUTH FEDERAL WAY BOISE, IDAHO 83706

SERIAL NUMBER: 09118359

PATENT NUMBER:

FILING DATE: 07/17/1998

ISSUE DATE:

STEVEN POST, EXAMINER ASSIGNMENT DIVISION OFFICE OF PUBLIC RECORDS

#### **ASSIGNMENT**

#### PARTIES TO THE ASSIGNMENT:

#### **INVENTORS**:

2

3

4

5

6

. 7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

J. Dennis Keller

Roger R. Lee

#### **ASSIGNEE:**

Micron Technology, Inc. Corporation of the State of Delaware 8000 South Federal Way Boise, Idaho 83706-9632

#### BACKGROUND OF THIS ASSIGNMENT:

INVENTORS have conceived certain new and useful inventions disclosed in a United States patent application titled Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating Gate Transistors, and Floating Gate Transistors.

MICRON TECHNOLOGY, INC. desires to acquire the entire right, title and interest in said inventions and with respect to any Letters Patent that may be granted with respect to the inventions in both the United States and in all foreign countries.

#### THE PARTIES AGREE AS FOLLOWS:

In consideration of good and valuable consideration, the receipt sufficiency and adequacy of which is hereby acknowledged, INVENTORS hereby sell, assign and transfer to MICRON TECHNOLOGY, INC. the entire right, title and interest in the above-identified application executed

currently with this assignment and to any reissues, renewals, divisions or continuations thereof, and hereby authorizes the Commissioner of Patents and Trademarks to issue such Letters Patent to MICRON TECHNOLOGY, INC., for the sole use of MICRON TECHNOLOGY, INC., its successors or assigns.

INVENTORS further agree to execute, at the request and expense of MICRON TECHNOLOGY, INC. such other formal documents as may be required to fully convey the interest transferred herein and will similarly execute any application papers required for the filing of any division, continuation, renewal or reissue of the patent application or resulting Letters Patent; and will generally do everything necessary or desirable to obtain and enforce proper protection for the inventions assigned hereby.

INVENTORS further assign to MICRON TECHNOLOGY, INC. the whole right, title and interest in the inventions disclosed in the application throughout all countries foreign to the United States. MICRON TECHNOLOGY, INC. is hereby authorized to apply for patents relating to the inventions in its own name in countries where such procedure is proper; to claim the benefit of the International Convention; to file and prosecute International Applications relating to the inventions under the Patent Cooperation Treaty; and to file and prosecute applications relating to the inventions under the European Patent Convention. INVENTORS agree to execute applications relating to the inventions in those countries and under those conventions where

M122-587.AS1 A279806181450N 2 MICRON\AS-03

To be binding on the heirs, assigns, representatives and successors of the undersigned and extend to the successors, assigns and nominees of the Assignees.

\_\_\_\_\_ Date: 2// J. Dennis Keller

State of Idahd County of Ada

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

/ 5t day of July BEFORE ME, this personally appeared the above-named inventor, to me known to be the person who is described in and who executed the foregoing assignment instrument and acknowledged to me that he/she executed the same of his/her own free will for the purpose therein expressed.

Notary of Consular My Commission Expires: 6-12-2002

1	10 c R L 7-498
2	(Signature) Roger R. Lee
3	Rogel R. Lee
4	State of Idaho
5	State of <u>Idaho</u> ) ss. County of <u>Ada</u>
6	BEFORE ME, this 15th day of July 1998 personally appeared the above-named inventor, to me known to be the
7	person who is described in and who executed the foregoing assignment
8	instrument and acknowledged to me that he/she executed the same of his/her own free will for the purpose therein expressed.
9	SEAL!
10	Jan Munhil
11	Notary or Consular Officed
12	My Commission Expires: 6-12-2003
13	
14	
15	·
16	
17	
18	
- 1	

MCO 7-17.98

07-30-1998

Form PTO-1595 1-31/92 RECO

100779250

U.S. DEPARTMENT OF COMMERCE Patent and Trademark Office

To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof		
Name of Conveying Part(ies):	2. Name and address of receiving party(ies):	
J. Dennis Keller Roger R. Lee	Name: Micron Technology, Inc.	
	Internal Address:	
Additional name(s) of conveying party(ies) attached?		
	,	
2 Network of appropriate	1	
3. Nature of conveyance:	Street Address: 8000 South Federal Way	
☑ Assignment ☐ Security Agreement ☐ Merger ☐ Change of Name		
☐ Other	City: Boise State: ID Zip: 83706	
Execution Date: <u>07/01/98</u>	Additional names(s) & address(es) attached:	
4. Application number(s) or patent number(s):		
is: 07/01/98 OG - 118 359	new application, the execution date of the application	
17 / Patent Application No. (5):	B.Patent No.(s)	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Additional numbers attached:	Additional numbers attached:	
Name and address of party to whom correspondence concerning document should be mailed:     Name:Lance_R. Sadier	6. Total number of applications and patents involved	
Internal Address: Wells, St. John, Roberts,	7. Total fee (37 CFR 3.41)	
Gregory & Matkin P.S.	S∕Enclosed  □ Authorized to be charged to deposit account	
Street Address: 601 W. First Avenue, Ste. 1300	Deposit account number	
	23-0925	
City: <u>Spokane</u> State: <u>WA</u> Zip: <u>99201-3817</u>	(Attach duplicate copy of this page if paying by deposit account)	
DO NOT USE THIS SPACE		
9. Statement and Signature.  To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.		
Name of Person Signing Signature Date		
TOTAL NUMBER OF PAGES INCLUDING COVER	,	
OMB No. 0651-0011 (exp. 9/94)		
Do not detach	this nation	

Do not detach this portion

Mail documents to be recorded with required cover sheet information to:

ASSISTANT COMMISSIONER FOR PATENTS BOX ASSIGNMENTS WASHINGTON, D.C. 20231

Public burden reporting for this sample cover sheet is estimated to average about 30 minutes per document to be recorded, including time for reviewing the document and gathering the data needed, and completing and reviewing the sample cover sheet. Send comments regarding this burden estimate to the U.S. Patent and Trademark Office, Office of Information Systems, PK2-1000C, Washington, D.C. 20231, and to the Office of Management and Budget, Paperwork Reduction Project (0651-0011), Washington, D.C. 20503.

U.S. Postal Service TO CERTIFIED MAIL TO RECEIPT  (Domestic Mail Only; No Insurance Coverage Provided)
For delivery information visit our website at www.usps.com
5 OFFICIAL USE
Postage \$ 1,59
Certified Fee 2,40
Return Reclept Fee (Endorsement Required)
Restricted Delivery Fee (Endorsement Required)
Total Postage & Fees \$ 5,84
Sent To J. Dennis Keuer
Street, Apt. No.; 1840 NW 10041 AVE, or PO Box No.
City, State, ZIP+4 (20) (1) Pines (-1 33028)
PS Form 3800, June 2002 See Reverse for Instructions

· ·

From: Origin ID: (509)624-4276 Susan Schwarz Wells SI John

601 W. First Ave Suite 1300 Spokane, WA 99201



*(* .

**BILL SENDER** 

Ship Date: 08JUN06 AdWgt: 1 LB

System#: 5224620/INET2400 Account#: S \*\*\*\*\*\*\*\*

REF: MI22-587



Delivery Address Bar Code

SHIP TO: (954)436-6285

J. Dennis Keller

1840 NW 10041 Ave.

Pembrooke Pines, FL 33028



PRIORITY OVERNIGHT

TRK# **7910 1040 9713** 

-FL-US

FORM

FRI Deliver By: 09JUN06

FLL

A1

33028 RES



# Shipping Label

This shipping label constitutes the air waybill for this shipment.

- 1. Use the "Print" feature from your browser to send this page to your laser printer.
- 2. Fold the printed page along the horizontal line.
- 3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

From: Origin ID: (954)436-6285 J. Dennis Keller

1840 NW 10041 Ave.

Pembrooke Pines, FL 33028




CLS022306/16/20

SHIP TO: (509)624-4276

624-4276 BILL SENDER

Robert C. Hyta Wells St John 601 W. First Ave Suite 1300 Spokane, WA 99201



Ship Date: 08JUN06 ActWgt: 1 LB System#: 5224620/INFT240

System#: 5224620/INET2400 Account#: S \*\*\*\*\*\*\*\*

REF: MI22-587



Delivery Address Bar Code



RMA #: MI22-587 Return Reason:

**PRIORITY OVERNIGHT** 

FedEx Returns

TRK# **7904 5849 6387** 

ORM 0221

GEG

A1

99201 -WA-US



# Shipping Label

This shipping label constitutes the air waybill for this shipment.

- 1. Use the "Print" feature from your browser to send this page to your laser printer.
- 2. Fold the printed page along the horizontal line.
- 3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

View all labels

# DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor with Roger R. Lee of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating Gate Transistors, and Floating Gate Transistors, the specification of which is attached hereto.

On behalf of myself and Roger R. Lee, I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

On behalf of myself and Roger R. Lee, I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

# PRIOR FOREIGN APPLICATIONS:

On behalf of myself and Roger R. Lee, I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

On behalf of myself and Roger R. Lee, I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that

such willful false sta	tement may jeopardize the validity o	of the application or any par
issued therefrom.		
		· ,
Tivil name of invento	*******	
ruii name oi invento	r: J. Dennis Keller	
Inventor's Signature:		
Date:		
Residence:	Pembrooke Pines, Florida	
Citizenship:	U.S.A.	•
Post Office Address:	1840 NW 10041 Ave.	
	Pembrooke Pines, FL 33028	
		·

U.S. Postal Service™ CERTIFIED MAILTM RECEIPT (Domestic Mail Only; No Insurance Coverage Provided) 0619 Postage 2000 Certified Fee Postmark 2 44 2 8 0 6 Return Reciept Fee (Endorsement Required) 2030 Restricted Delivery Fee (Endorsement Required) Total Postage & Fees 7002 Sent To Street, Apt. No., ôr PO Box No. PS Form 3800, June 2002

SENDER: COMPLETE THIS SECTION	COMPLETE THIS SECTION ON DELIVERY
Complete items 1, 2, and 3. Also complete item 4 if Restricted Delivery is desired.  Print your name and address on the reverse so that we can return the card to you.  Attach this card to the back of the mailpiece or on the front if space permits.  Attach Addressed to:  Mr. Roger R. Lee 13501 Growley Road Rayville, MO 64084	A. Signature    Agent   Addressee   Addres
	3. Service Type Certified Mall ☐ Registered ☐ Insured Mail ☐ C.O.D.
	4. Restricted Delivery? (Extra Fee) ☐ Yes
2. Article Number (Transfer from service label)	130 0005 0PJ4 SPS4
	Return Receipt 102595-02-M-15

From: Origin ID: (509)624-4276

Susan Schwarz Wells St. John P.S. 601 W. First Ave. Suite 1300 Spokane, WA 99201



**BILL SENDER** 

ActWgt: 1 LB System#: 8991121/INET2400 Account#: S \*\*\*\*\*\*\*\*\*

REF: MI22-587

Ship Date: 09FEB06



Delivery Address Bar Code

SHIP TO: (816)555-5555

Roger R. Lee

13501 Crowley Road

Rayville, MO 64084



PRIORITY OVERNIGHT

TRK# **7913 6764 7783** 

FORM 0201 Deliver By: 10FEB06

FRI

MCI PM

64084 ASR-RES

-MO-US



# Shipping Label

This shipping label constitutes the air waybill for this shipment.

View all labels

- Use the "Print" feature from your browser to send this page to your laser printer.
   Fold the printed page along the horizontal line.
- 3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

From: Origin ID: (816)555-5555

Roger R. Lee

13501 Crowley Road

Rayville, MO 64084

Fedex. Express

CLS012206/14/1

SHIP TO: (509)624-4276

Robert C. Hyta Wells St. John P.S. 601 W. First Ave. Suite 1300

Spokane, WA 99201

**BILL SENDER** 

PRIORITY OVERNIGHT

FedEx Returns

TRK# **7903 1623 0780** 

FORM 0221

GEG A1


**99201** -WA-US

Ship Date: 09FEB06 ActWgt: 1 LB System#: 8991121/INET2400 Account#: S \*\*\*\*\*\*\*\*

RMA #: MI22-587

Return Reason:

REF: MI22-587



# Shipping Label

This shipping label constitutes the air waybill for this shipment.

Viewalllabels

1 . (

- Use the "Print" feature from your browser to send this page to your laser printer.
   Fold the printed page along the horizontal line.
- 3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including including it includes the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

## **DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION**

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating Gate Transistors, and Floating Gate Transistors, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

#### PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful

1	false statement may	jeopardize the validity of the application	ı or	any	patent	issued
2	therefrom.					
3						
4	F.11	******				
5	Full name of inventor: J. Dennis Keller					
	Inventor's Signature:					
6	Date:					
7						
8	Residence:	Boise, Idaho				
9	Citizenship:	U.S.A.				
10	Post Office Address:	1863 S. Londoner Way				
11		Boise, ID 83706				
12		******				
13	Full name of inventor	Roger R. Lee				
14	Inventor's Signature: _					
15	Date:	_				
16	Residence:	Rayville, Missouri				
17		•				
18	Citizenship:	U.S.A.				
19	Post Office Address:	13501 Crowley Road Rayville, MO 64084				
20						
21		•				

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No	09/118,359
	8927
Filing Date	July 17, 1998
Inventor	J. Dennis Keller et al.
Assignee	Micron Technology, Inc.
	2823
Examiner	Michelle Estrada
Attorney's Docket No	Ml22-587
	021567
Title:	Methods of Forming Floating Gate Transistors

### **DECLARATION OF ROBERT C. HYTA**

I, Robert C. Hyta, am an attorney licensed to practice before the USPTO and in Indiana and Washington, and represent Micron Technology, Inc., in matters relating to patent prosecution.

Micron Technology, Inc., was contacted to obtain the last known addresses of former employees J. Dennis Keller and Roger R. Lee.

As specified below, I executed letters enclosing oath and declarations to J.

Dennis Keller and Roger R. Lee at the respective addresses below via Federal Express and Certified Mail.

A first letter (a copy of which is attached), addressed to Roger R. Lee, requesting he contact our office regarding the above referenced application was mailed via Certified Mail, Return Receipt Requested, on January 24, 2006, to his last known address at 13501 Crowley Road, Rayville, MO 64084. Our records indicate the letter was received and signed for by Tami S. Lee on January 31, 2006.

A second letter (a copy of which is attached) enclosing copies of the Application

for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature as well as a pre-paid Federal Express envelope, was sent to Inventor Roger R. Lee at his last known address via Federal Express on February 9, 2006. The second letter explained the original Declaration had been objected to by the Patent Examiner due to the alteration of Mr. Lee's Post Office Address at the time of signature without his initials. Our records indicate the Federal Express package was delivered on February 10, 2006. To my knowledge, Wells St. John has not received the signed revised Declaration from Mr. Lee.

I conducted internet searches for Roger R. Lee using Google and Yahoo search engines. I also conducted a phone book search utilizing directory assistance. No alternative addresses or a phone number for Roger R. Lee were obtained.

A third letter (copy of which is attached hereto) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature by Joint Inventor J. Dennis Keller on behalf of Inventor Roger R. Lee was sent to Inventor J. Dennis Keller at his last known address of 1840 NW 10041 Avenue, Pembrooke Pines, FL 33028, via both Federal Express and Certified Mail, Return Receipt Requested, on June 8, 2006. Our records indicate the Federal Express package was delivered to the address on June 9. The original Certified Mail package mailed June 8, 2006 was returned to our office on June 27, 2006, undelivered, forwarding order expired.

I conducted internet searches for J. Dennis Keller using Google and Yahoo search engines. I also conducted a phone book search utilizing directory assistance. No alternative addresses for J. Dennis Keller were obtained.

Dated: <u>6/30/06</u>

Robert C. Hyta



January 24, 2006

CERTIFIED MAIL
Return Receipt Requested

Mr. Roger R. Lee 13501 Crowley Road Rayville, MO 64084

Re:

U.S.A. Patent Application Serial No. 09/118,359 "Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Dear Mr. Lee:

Please contact me at your earliest convenience at (509) 624-4276 regarding the above-referenced Micron Patent Application.

Rega

Robert C. Hyta

RCH/sms cc: Art Tyczka



February 9, 2006

# Via Federal Express

Mr. Roger R. Lee 13501 Crowley Road Rayville, MO 64084

Re: U.S.A. Patent Application Serial No. 09/118,359

"Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Micron File No.: 96-0574.00/US

Dear Mr. Lee:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by you has been objected to by the Patent Examiner due to the alteration of your Post Office Address at the time of signature without your initials.

Therefore, enclosed please find revised Declaration of Joint Inventors with your current address. Please sign and date where indicated on Page 2 thereof, and return the Declaration to my office in the enclosed prepaid Federal Express envelope.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Robert C. Hyta

Sincere

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka

S:\M122\587\035.doc



June 8, 2006

# Via Federal Express and Certified Mail

Mr. J. Dennis Keller 1840 NW 10041 Ave Pembrooke Pines, FL 33028



Re: U.S.A. Patent Application Serial No. 09/118,359 "Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Micron File No.: 96-0574.00/US

Dear Mr. Keller:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by Mr. Lee has been objected to by the Patent Examiner due to the alteration of his Post Office Address at the time of signature without his initials. We have attempted to reach Mr. Lee, but have been unable to do so.

To facilitate issuance of this application, enclosed please find a revised Declaration of Joint Inventors made by you recognizing the inventorship of Mr. Lee. Please sign and date where indicated, and return the Declaration to my office in the enclosed prepaid Federal Express envelope. If you wish to revise the declaration, please initial and date next to all revisions.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sincere

Robert C. Hyta

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka



Application Serial No.	09/118,359
	8927
Filing Date	July 1̩7, 1998
Inventor	J. Dennis Keller et al.
Assignee	Micron Technology, Inc.
	2823
Examiner	Michelle Estrada
Attorney's Docket No.	Ml22-587
Customer No	021567
Title:	

### **DECLARATION OF SUSAN M. SCHWARZ**

I, Susan M. Schwarz, am employed as a legal assistant at the law firm of Wells St. John, P.S and more specifically as assistant to Attorney Robert C. Hyta

Upon instruction from Mr. Hyta I prepared and forwarded cover letters and oath and declarations to J. Dennis Keller and Roger R. Lee at the respective addresses below as specified below via Federal Express and Certified Mail.

Our records indicate a letter (a copy of which is attached) addressed to Roger R. Lee requesting he contact our office regarding the above referenced application was mailed via Certified Mail, Return Receipt Requested, on January 24, 2006, to his last known address at 13501 Crowley Road, Rayville, MO 64084. Our records indicate the letter was received and signed for by Tami S. Lee on January 31, 2006.

Our records indicate a letter (a copy of which is attached) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature as well as a pre-paid Federal Express envelope was sent to Inventor Roger R. Lee to his last known

address via Federal Express on February 9, 2006. The letter explained the original Declaration had been objected to by the Patent Examiner due to the alteration of Mr. Lee's Post Office Address at the time of signature without his initials. Our records indicate the Federal Express package was delivered on February 10, 2006. To my knowledge, Wells St. John has not received the signed revised Declaration from Mr. Lee.

Another letter (copy of which is attached hereto) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature by Joint Inventor J. Dennis Keller on behalf of Inventor Roger R. Lee was sent to Inventor J. Dennis Keller to his last known address at 1840 NW 10041 Avenue, Pembrooke Pines, FL 33028, via both Federal Express and Certified Mail, Return Receipt Requested, on June 8, 2006. Our records indicate the Federal Express package was delivered to the address on June 9.

On June 9, 2006, I was contacted by the current homeowner of the residence located at 1840 NW 10041 Avenue, Pembrooke Pines, Florida, a Ms. Denise Angeloni. Ms. Angeloni retrieved our Federal Express envelope from her front porch and advised she purchased the residence over two years ago from a relative of J. Dennis Keller. Ms. Angeloni was unable to provide a forwarding address or telephone number for either Mr. Keller or the former owner of the residence.

The original Certified Mail package mailed June 8, 2006 was returned to our office on June 27, 2006, undelivered, forwarding order expired.

Dated:

Busan M. Schwarz



January 24, 2006

CERTIFIED MAIL
Return Receipt Requested

Mr. Roger R. Lee 13501 Crowley Road Rayville, MO 64084

Re:

U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Dear Mr. Lee:

Please contact me at your earliest convenience at (509) 624-4276 regarding the above-referenced Micron Patent Application.

Regards

Robert C. Hyta

RCH/sms cc: Art Tyczka



February 9, 2006

### Via Federal Express

Mr. Roger R. Lee 13501 Crowley Road Rayville, MO 64084

Re: U.S.A. Patent Application Serial No. 09/118,359

"Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Micron File No.: 96-0574.00/US

Dear Mr. Lee:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by you has been objected to by the Patent Examiner due to the alteration of your Post Office Address at the time of signature without your initials.

Therefore, enclosed please find revised Declaration of Joint Inventors with your current address. Please sign and date where indicated on Page 2 thereof, and return the Declaration to my office in the enclosed prepaid Federal Express envelope.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Robert C. Hyta

Sincere

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka

S:\M122\587\035.doc



June 8, 2006

# Via Federal Express and Certified Mail

Mr. J. Dennis Keller 1840 NW 10041 Ave Pembrooke Pines, FL 33028



Re: U.S.A. Patent Application Serial No. 09/118,359

"Methods of Forming Floating Gate Transistors"

Our File No.: MI22-587

Micron File No.: 96-0574.00/US

Dear Mr. Keller:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by Mr. Lee has been objected to by the Patent Examiner due to the alteration of his Post Office Address at the time of signature without his initials. We have attempted to reach Mr. Lee, but have been unable to do so.

To facilitate issuance of this application, enclosed please find a revised Declaration of Joint Inventors made by you recognizing the inventorship of Mr. Lee. Please sign and date where indicated, and return the Declaration to my office in the enclosed prepaid Federal Express envelope. If you wish to revise the declaration, please initial and date next to all revisions.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sinceré

Robert C. Hyta

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka